Summary
Bipul Talukdar is a San Jose–based Senior Director of Engineering who specializes in hardware functional verification, RISC-V, Verification IP architecture, formal property verification, emulation and clock-domain crossing. He has led VIP development and deployment across protocols such as PCIe, TileLink, AMBA and DDR while driving verification strategy at companies including Axiomise, Bluespec, SmartDV, SiFive, Cadence and Mentor. At SiFive he developed Chisel-based formal verification flows and notably worked to merge formal proof coverage into simulation coverage, presenting his work on parameterizable block-level FPV at the Chisel Community Conference. Bipul combines hands-on Chisel/Verilog/SystemVerilog and SVA coding with UVM and Python automation to deliver coverage-closure and emulation-ready solutions for complex SoCs. He is known for turning advanced formal and emulation techniques into customer-facing VIPs, training programs and business-driving applications.
8 years of coding experience
24 years of employment as a software developer
Cotton College, Guwahati
Bachelor's degree, Electrical, Electronics and Communications Engineering, Bachelor's degree, Electrical, Electronics and Communications Engineering at National Institute of Technology Silchar
Bachelor of Engineering, Electronics and Telecommunications, Bachelor of Engineering, Electronics and Telecommunications at National Institute of Technology, Silchar
English, Hindi, Assamese, Sanskrit, Bengali