Bill Mcspadden is a formal verification engineer in Chanhassen, Minnesota who brings over three decades of VLSI design and verification experience to modeling RISC‑V processors and their ratified extensions. He currently develops the formal RISC‑V processor model at RISC‑V International and has been an active contributor to the ecosystem—serving as vice‑chair of the Architectural Test SIG and working on instruction trace, fast interrupt, cache management, and virtual memory groups. His career includes principal verification roles at Seagate and Starkey, a verification consultancy focused on Verilog/SystemVerilog/OVM/UVM, and a long tenure at Intel on processors and chipsets. That mix of standards work, hands‑on RTL verification, and formal methods gives him a rare perspective on both silicon validation and ISA ecosystem interoperability. He’s skilled at turning nuanced ISA and microarchitectural behaviors into rigorous, auditable formal models that improve correctness across implementations.
4 years of coding experience
34 years of employment as a software developer
Graduate classes in mathematics and programming, Graduate classes in mathematics and programming at Oregon Graduate Institute of Science and Technology
Bachelor’s Degree, Electrical Engineering, Bachelor’s Degree, Electrical Engineering at Texas A&M University
Contributions:74 pushes, 1 branch in 1 year 5 months
architecturedefinitionsail
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.