Abhishek Pandya is a Design Verification Engineer with 10 years' experience specialising in SystemVerilog and UVM for high-performance, high-speed, low-power ASICs. He has progressed through multiple verification roles at Arm before joining Apple, demonstrating strong capability in architecting robust testbenches and driving verification closure. Comfortable collaborating across teams, he focuses on scalable verification environments that balance performance and power constraints. His background includes a Master’s in VLSI from Nirma Institute of Technology, and he combines academic rigor with practical industry experience to tackle complex silicon verification challenges.
10 years of coding experience
6 years of employment as a software developer
Master’s Degree, (E&C) VLSI, Master’s Degree, (E&C) VLSI at Nirma Institute Of Technology
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.