Summary
Adarsh Patil is a Staff Research Engineer with 11 years of experience designing application-driven memory and systems architectures for HPC, AI, serverless and disaggregated environments. He combines deep academic training (PhD, University of Edinburgh; MS by research, IISc) with industry research experience at Arm and Intel Labs, producing work that spans OS, compilers, JIT libraries, interconnects, and analytical modeling. His expertise includes memory consistency, coherence protocols, cache hierarchies, hardware support for virtual memory, CXL and DRAM RAS features, enabling practical hardware/software co‑design. Known for bridging blue‑skies research and target‑oriented lab projects, he brings a habitual focus on end-to-end system impact rather than isolated components. Based in Cambridge, he blends rigorous modeling with hands‑on prototyping to push next‑generation memory systems toward real-world deployment.
11 years of coding experience
5 years of employment as a software developer
Doctor of Philosophy Computing Systems Architecture, Doctor of Philosophy Computing Systems Architecture at The University of Edinburgh
Master of Science (Engineering) Computer Science, Master of Science (Engineering) Computer Science at Indian Institute of Science (IISc)
B.E Computer Science and Engineering, B.E Computer Science and Engineering at Ramaiah Institute Of Technology
English, Hindi, Kannada