Adrian Fiergolski is a Senior ASIC Design Engineer with 13 years of experience building and verifying complex digital systems for high-energy physics and commercial LiDAR applications. He has led SoC and MPSoC projects from architecture through silicon-focused verification, leveraging SystemVerilog, UVM/UVMF, emulation, and HLS alongside FPGA and embedded Linux development. At CERN he drove UVM-based verification for pixel-detector ASICs and built versatile DAQ frameworks and firmware, while at Fastree3D he combined ASIC/FPGA design with CI/CD, AWS-based IT management, and delivery of flash LiDAR demonstrators. Now working on RISC-V SoC implementations for HEP at CERN in Lausanne, he blends deep hardware verification expertise with low-level software and system integration skills. Known for shipping pragmatic, emulation-friendly verification environments and creating tooling such as HDLMake, he brings a research-grade PhD background to fast-moving product and R&D teams.
13 years of coding experience
7 years of employment as a software developer
Doctor of Philosophy - PhD Electronics and Computer Engineering, Doctor of Philosophy - PhD Electronics and Computer Engineering at Warsaw University of Technology
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.
Request Free Trial
Adrian Fiergolski - Senior ASIC Design Engineer at CERN