Adrian Fiergolski

Senior ASIC Design Engineer at CERN

Lausanne, Vaud, Switzerland
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts

Summary

👤
Senior
🎓
Top School
Adrian Fiergolski is a Senior ASIC Design Engineer with 13 years of experience building and verifying complex digital systems for high-energy physics and commercial LiDAR applications. He has led SoC and MPSoC projects from architecture through silicon-focused verification, leveraging SystemVerilog, UVM/UVMF, emulation, and HLS alongside FPGA and embedded Linux development. At CERN he drove UVM-based verification for pixel-detector ASICs and built versatile DAQ frameworks and firmware, while at Fastree3D he combined ASIC/FPGA design with CI/CD, AWS-based IT management, and delivery of flash LiDAR demonstrators. Now working on RISC-V SoC implementations for HEP at CERN in Lausanne, he blends deep hardware verification expertise with low-level software and system integration skills. Known for shipping pragmatic, emulation-friendly verification environments and creating tooling such as HDLMake, he brings a research-grade PhD background to fast-moving product and R&D teams.
code13 years of coding experience
job7 years of employment as a software developer
bookDoctor of Philosophy - PhD Electronics and Computer Engineering, Doctor of Philosophy - PhD Electronics and Computer Engineering at Warsaw University of Technology
languagesPolish, English
stackoverflow-logo

Stackoverflow

Stats
11reputation
62reached
0answers
1question
github-logo-circle

Github Skills (13)

fpga10
embedded10
server-configuration10
configurations10
u-boot10
system-configuration10
zynqmp10
sys10
hardware10
cprogramming-language9
i2c9
python6
twisted6

Programming languages (12)

SystemVerilogJavaC++CRustJavaScriptGoPHP

Github contributions (5)

github-logo-circle
adrianf0/meta-xilinx

Nov 2019 - Jun 2024

Xilinx device and board support for Yocto/OE-core.
Contributions:23 pushes, 18 branches in 4 years 7 months
xilinxboardyocto
adrianf0/calibre

Dec 2015 - Aug 2018

The official source code repository for the calibre ebook manager
Contributions:9 pushes in 2 years 8 months
ebookrequirements-managementheadcode-repositoryebook-manager
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.
Request Free Trial
Adrian Fiergolski - Senior ASIC Design Engineer at CERN