Summary
Ajitesh Mishra is an ASIC development engineer with 7 years of experience, currently building silicon verification and design expertise at SanDisk (Western Digital) after progressing from ASIC intern to Senior Engineer. He blends robust hardware skills—SystemVerilog, formal verification, assertions, and SV testbench development—with a software foundation gained during four years at Infosys in Python, Java, APIs and SAP PI. His background in communications engineering (M.Tech, NITK) and hands-on experience in both enterprise software and chip design give him a rare full-stack view of system implementation from high-level protocols down to RTL. Curious by nature, he explores emerging tech like blockchain in his spare time, reflecting a continual learning mindset beyond his day job. Based in Bengaluru, he is comfortable working across cross-functional teams and mentoring juniors while driving verification quality on complex ASIC flows.
7 years of coding experience
3 years of employment as a software developer
st.aloysius.sen.sec.school
Bachelor of Technology (BTech), Electrical, Electronics and Communications Engineering, Bachelor of Technology (BTech), Electrical, Electronics and Communications Engineering at Narsee Monjee Institute of Management Studies
M.Tech, Communication Engineering & Networks, 8.04 CGPA, M.Tech, Communication Engineering & Networks, 8.04 CGPA at National Institute of Technology Karnataka