Akhil Baranwal is an HLS design engineer with nine years of experience bridging software compilers and RTL hardware for accelerator systems, currently working at Qualcomm after research and prototyping roles at HiAccel Lab and Simon Fraser University. He has hands-on experience across ASIC and FPGA flows—spanning uncore CPU design, UFS storage controller verification, HAL development, and post-silicon validation—which gives him a rare full-stack perspective from compiler optimizations down to behavioral RTL. His academic work and guest research in scalable reinforcement-learning accelerators reflect a sustained interest in architecture for machine learning, while his teaching roles highlight an ability to translate complex heterogeneous-computing concepts to others. Based in Greater Vancouver, he blends a maker’s mentality with deep computer-architecture curiosity and an openness to neuro-inspired hardware ideas that inform unconventional accelerator designs.
9 years of coding experience
6 years of employment as a software developer
BITS Pilani, Birla Institute of Technology and Science
AISSCE, Maths + Science, AISSCE, Maths + Science at Delhi Public School Ghaziabad
Master of Applied Sciences - MASc, Computer Engineering, Master of Applied Sciences - MASc, Computer Engineering at Simon Fraser University
An extremely aesthetic add-on to boring workspaces.
Contributions:1 release, 28 commits, 8 PRs in 3 years 2 months
aestheticadd-onworkspacesboring
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.