Albert Magyar
Graduate Student Researcher
Berkeley, California, United States
Summary
🤩
Rockstar🎓
Top SchoolAlbert Magyar is a Berkeley-based graduate student researcher and hardware-focused software engineer with 12 years of experience building RTL tooling, simulation infrastructure, and system integration for RISC-V and FPGA workflows. He contributes to major open-source projects like Chisel, FIRRTL and FireSim, adding memory utilities, netlist analysis, and iterative SCC graph algorithms that improve loop detection and memory-model fidelity in hardware compilers and simulators. At UC Berkeley he blends research, teaching, and engineering—having taught digital design and supported large-scale SoC build flows while also integrating Verilog peripherals and FireChip targets into Chipyard. He has industry experience from Google and VLSI internships, and a dual BA/BS background in Computer Science and Nuclear Engineering, now pursuing a PhD in CS. His work reveals a rare mix of low-level hardware intuition and compiler-quality software craftsmanship, particularly around memory interfacing and graph-based analyses. Comfortable across academia and production-grade open-source ecosystems, he focuses on making complex hardware-software stacks more analyzable and reliable.
12 years of coding experience
1 year of employment as a software developer
Doctor of Philosophy (Ph.D.), Computer Science, Doctor of Philosophy (Ph.D.), Computer Science at University of California, BerkeleyBachelor of Arts (B.A.), Computer Science, Bachelor of Arts (B.A.), Computer Science at UC Berkeley
English
Github Skills (29)
algorithm10
hardware-designs10
simulation10
algorithms10
verilog10
compiler-development10
simulations10
risc-v10
firrtl10
hardware10
data-structure10
scala10
soc10
chisel10
rt10
Programming languages (9)
Github contributions (5)
chipsalliance/firrtl
Aug 2016 - Jun 2021
Flexible Intermediate Representation for RTL
Role in this project:
Back-end Developer
Back-end DeveloperContributions:35 reviews, 265 commits, 235 PRs in 4 years 10 months
Contributions summary:Albert contributed to the development of the FIRRTL compiler by adding new utility modules and implementing features related to memory and netlist analysis. They added the `MemUtils` to aid in interfacing with different memory implementations, and new utilities for digraphs and netlist analyses to provide the framework for finding combinational loops and analyze the system architecture. The user also implemented an iterative implementation for finding strongly connected components (SCCs) in directed graphs.
representationtransformationintermediate-representationrtlcompiler
chipsalliance/chisel
Aug 2016 - Jun 2021
Chisel: A Modern Hardware Design Language
Role in this project:Backend Developer
Backend DeveloperContributions:12 reviews, 213 commits, 37 PRs in 4 years 10 months
Contributions summary:Albert contributed to the Chisel hardware design language repository, focusing on features and enhancements related to memory management. They implemented a `MemUtils` class to aid in interfacing with different memory implementations, demonstrating expertise in low-level hardware design and memory controller development. Further contributions include debugging existing code and implementing new functionality.
rtlasicvhdllanguage-designeda
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.