Aleš Svetek
Founder And CEO at AddigiSys
Slovenia
Summary
👤
Senior🎓
Top SchoolAleš Svetek is a founder and CEO with a decade of hands-on experience in high-speed FPGA design, hardware/software co-development, and embedded systems. He built AddigiSys after nearly a decade of R&D engineering at institutions including CERN and the Jozef Stefan Institute, bringing research-grade rigor to product development. His strengths include RTOS integration, device driver development, and applying test-driven development practices to low-level firmware and hardware projects. Trained as an electrical engineer (MSc) at the University of Ljubljana, he combines academic depth with entrepreneurial execution. Based in Slovenia, he quietly specializes in squeezing deterministic performance from constrained embedded platforms—often a differentiator in industrial and physics-driven applications.
11 years of coding experience
10 years of employment as a software developer
Masters, Electrical Engineering (Electronics), Masters, Electrical Engineering (Electronics) at University of Ljubljana
Github Skills (12)
ipmi9
asic9
fpga9
hdl9
zynq9
build-system8
firmware8
vhdl8
python7
algorithm6
cms4
vivado2
Programming languages (3)
Github contributions (5)
asvetek/ruckus
Aug 2018 - Mar 2026
Vivado build system
Contributions:10 pushes in 7 years 8 months
build-systemvivado
APxL1TAlgoDev/ctp7_hls_proj
Aug 2018 - Oct 2018
Contributions:10 commits, 7 pushes, 1 branch in 1 month
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.