Summary
Alexandr Lapin is an FPGA Engineer with a decade of hands-on experience designing and optimizing RTL in SystemVerilog, Verilog and VHDL for high-performance applications. He has proven expertise in testbench development (QuestaSim/ModelSim with UVM familiarity), high-speed transceivers (GTP/GTH) and working with ADC/DAC families such as AD9172, AD9691 and ADRV9002. Alexandr translates DSP algorithms from MATLAB/Simulink into HDL and C, leveraging automated code generation to accelerate development cycles and improve performance through pipelining and resource-aware placement. He maintains disciplined version control with Git/SVN and has applied his skills in both industry and applied research settings in Russia. Colleagues rely on him to squeeze extra performance and efficiency from complex FPGA designs while preserving verifiable test coverage.
10 years of coding experience
2 years of employment as a software developer
Магистр, Радиотехника, 4,2, Магистр, Радиотехника, 4,2 at ВГТУ