Andrew Moch

Chief HW Engineer at Emerson

Austin, Texas, United States
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts

Summary

🤩
Rockstar
🎓
Top School
Andrew Moch is a seasoned hardware engineer and technical leader with roughly six years of documented experience and longstanding roles as Chief HW Engineer at Emerson and Principal Architect at National Instruments, specializing in ASIC and FPGA design and verification. Based in Austin, he brings deep hands-on expertise in embedded systems, FPGA toolchain integration, and AXI/10 GbE interfaces, evidenced by contributions to the well-known EttusResearch UHD repository where he added ModelSim simulation support and advanced AXI features. He pairs rigorous academic grounding—a 3.99 BS in Computer Engineering from Texas A&M—with practical experience streamlining simulation, linting, and testbench workflows to improve hardware verification cycles. Known for bridging low-level FPGA development and system-level architecture, he focuses on making complex hardware toolchains more maintainable and automated. Colleagues can expect a pragmatic engineer who moves fluently between scripting, makefile orchestration, and high-performance digital design.
code6 years of coding experience
bookBachelor of Science (BS), Computer Engineering (EE Emphasis), 3.99, Bachelor of Science (BS), Computer Engineering (EE Emphasis), 3.99 at Texas A&M University
github-logo-circle

Github Skills (8)

fpga10
verilog10
systemverilog10
makefile10
axi410
sdl8
uhd7
driver6

Programming languages (1)

Verilog

Github contributions (1)

github-logo-circle
EttusResearch/uhd

Mar 2020 - Aug 2021

The USRP™ Hardware Driver Repository
Role in this project:
userBack-end & Embedded Systems Engineer
Contributions:26 commits, 7 pushes, 1 branch in 1 year 5 months
Contributions summary:Andrew primarily focused on adding support for ModelSim simulation, including targets for linting and running simulations natively. They modified makefiles and scripts to integrate ModelSim, manage simulation arguments, and compile files. They also fixed errors found during linting and updated various testbenches and modules related to FPGA development within the repository. Furthermore, they added features to the AXI4-Lite and AXI4 interfaces and also introduced new functionalities to the 10 GbE cut-through mode.
driverusrphardwaresdruhd
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.
Request Free Trial
Andrew Moch - Chief HW Engineer at Emerson