Anuj Pathania

Assistant Professor UD1 Tenured at University of Amsterdam

Netherlands
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts

Summary

👤
Senior
🎓
Top School
Anuj Pathania is a tenured Assistant Professor (UD1) in Electronic Design Automation and Embedded Systems at the University of Amsterdam with nine years of experience bridging academic research and applied engineering. He holds a PhD in Computer Science from KIT and an MComp from NUS, and previously served as a research fellow at NUS, bringing a strong research-to-practice orientation. His work focuses on embedded systems design and automation, informed by industrial engineering roots from early experience at Tata Consultancy Services. Based in the Netherlands, he maintains a low-profile online presence and prefers email for faster contact, suggesting a focus on deep work and selective collaboration.
code9 years of coding experience
job7 years of employment as a software developer
bookBachelor of Technology - BTech, Computer Science, Bachelor of Technology - BTech, Computer Science at Maharaja Agrasen Institute Of Technology
bookDoctor of Philosophy - PhD, Computer Science, Doctor of Philosophy - PhD, Computer Science at Karlsruhe Institute of Technology (KIT)
bookMaster of Computing, Computer Science, Master of Computing, Computer Science at National University of Singapore
languagesHindi, English, Dutch
stackoverflow-logo

Stackoverflow

Stats
1reputation
0reached
0answers
0questions
github-logo-circle

Github Skills (4)

simulations10
simulation10
eda9
toolchain9

Programming languages (2)

C++C

Github contributions (5)

github-logo-circle
anujpathania/HotSniper

Apr 2017 - Jul 2022

An EDA toolchain for interval thermal simulations of 2D multi-/many-cores in an open system.
Contributions:7 reviews, 41 commits, 9 PRs in 5 years 4 months
thermaledasimulationssimulationinterval
marg-tools/CoMeT

May 2021 - Aug 2022

An EDA toolchain for integrated core-memory interval thermal simulations of 2D, 2.5, and 3D multi-/many-core processors
Contributions:6 commits, 5 PRs, 13 pushes in 1 year 3 months
memoryintegratedprocessorsthermaleda
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.
Request Free Trial
Anuj Pathania - Assistant Professor UD1 Tenured at University of Amsterdam