Aporva Amarnath is a Senior Member of Technical Staff at AMD RAD in California with a decade of experience building heterogeneous systems, runtimes, and architecture-level optimizations. She holds a PhD in Electrical and Computer Engineering from the University of Michigan and has transitioned research into industry roles at IBM and AMD, focusing on schedulers, load-store unit optimizations, and power-efficient designs for HPC and exascale workloads. Her background spans VLSI circuit design at NVIDIA to system-level architecture research, giving her a rare cross-layer perspective from transistor-level memory design to runtime scheduling. Notably, her work has targeted reducing dynamic power and performance variability through architectural mechanisms and partitioning strategies for load queues. Colleagues describe her as an engineer who bridges rigorous academic research with practical, production-oriented solutions in heterogeneous computing.
10 years of coding experience
9 years of employment as a software developer
BITS Pilani, Birla Institute of Technology and Science
Doctor of Philosophy - PhD Electrical and Computer Engineering, Doctor of Philosophy - PhD Electrical and Computer Engineering at University of Michigan
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.
Request Free Trial
Aporva Amarnath - Senior Member Of Technical Staff at AMD