Ayush Garg is a Physical Design Engineer with 12 years of experience specializing in physical design and static timing analysis, currently leading the SoC Physical Design site for Apple in Waltham, MA. He has a strong track record taking designs from synthesis to sign-off at both block and top levels, with prior staff-level physical design experience at Broadcom and hands-on product development work at AMD. His background spans semiconductor IP, board bring-up, DDR margining, and automation of validation flows, reflecting both RTL-to-layout expertise and practical firmware/test tooling. Trained at Texas A&M and BITS Pilani, he blends rigorous academic foundations with defense- and industry-grade engineering early in his career. Colleagues rely on him for timing closure strategy and cross-functional leadership on complex SoC projects.
12 years of coding experience
8 years of employment as a software developer
BITS Pilani, Birla Institute of Technology and Science
MS, Electrical & Computer Engineering, MS, Electrical & Computer Engineering at Texas A&M University
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.