Summary
Ayushi Agarwal is a senior project scientist and PhD researcher specializing in hardware-software co-design for multicore SoCs, with eight years of experience spanning semiconductor architecture, microarchitecture, RTL design, and PPA analysis. She has led work on intelligent integration of hardware accelerators and memory-hierarchy bandwidth management, and collaborated on energy-aware deep learning hardware at NUS’s Green-IC group. Her background includes hands-on Verilog design, synthesis, timing and performance analysis, and practical IP integration from stints at Qualcomm, NXP, and research roles at IIT Delhi and NUS. Based in Delhi, she combines industry-grade implementation experience with academic research rigor, uniquely bridging deployable SoC engineering and cutting-edge DL hardware exploration.
8 years of coding experience
4 years of employment as a software developer
Indian Institute of Technology Delhi (IIT Delhi)
Mathematics and Computer Science, Mathematics and Computer Science at 6. High School (ICSE) City Montessori School
Bachelor's Degree Electronics and Communications Engineering, Bachelor's Degree Electronics and Communications Engineering at MNNIT,Allahabad
CMS
English, Hindi