Bill Mcspadden is a Formal Verification Engineer with over four decades of hands-on experience in digital design and verification, currently focused on building and maintaining the formal model of the RISC-V processor and its ratified extensions. He has a deep legacy across industry leaders—from early chipset and processor work at Intel to principal verification roles at Seagate and Starkey—and now plays an active role in the open RISC-V ecosystem, including leadership in the Architectural Test SIG and contributions to instruction trace, fast interrupt, cache management, and virtual memory groups. Known for bridging low-level hardware intricacies with rigorous verification methods, he brings practical expertise in Verilog/SystemVerilog, OVM/UVM, and microprocessor validation. Based in Chanhassen, Minnesota, Bill combines institutional memory from large-scale silicon projects with current open-source collaboration, making him a rare resource who can both codify architecture specifications and verify their implementation.
4 years of coding experience
34 years of employment as a software developer
Graduate classes in mathematics and programming, Graduate classes in mathematics and programming at Oregon Graduate Institute of Science and Technology
Bachelor’s Degree, Electrical Engineering, Bachelor’s Degree, Electrical Engineering at Texas A&M University
Contributions:74 pushes, 1 branch in 1 year 5 months
architecturedefinitionsail
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.