Summary
Carlos Naranjo is a Principal Member of Technical Staff and FPGA specialist with 11 years designing low-latency, high-speed PHY solutions for 5G and electronic warfare across companies like Software Radio Systems, DAS Photonics, and AMD. He founded and leads TerosHDL, an open-source IDE for FPGA/ASIC development that brings software-style tooling—linting, go-to-definition, auto-doc—to hardware engineers and is intentionally vendor-neutral. Carlos combines hands-on RTL and EDA tool experience with system-level architecture, having moved between hands-on FPGA engineering and EDA design roles. Based in Zaragoza, he champions free software for public-interest hardware projects and prefers enabling reuse and modification over proprietary lock-in. His background includes early work at ESA and CATEC, reflecting a consistent focus on communications and aerospace-grade systems. Colleagues describe him as a practical innovator who translates complex radio‑PHY requirements into maintainable, open toolchains.
11 years of coding experience
7 years of employment as a software developer
University of Seville
Spanish, English