Chia-wei Chang

Senior Design Verification Engineer

Hsinchu, Taiwan Province
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts

Summary

👤
Senior
🎓
Top School
Chia-wei Chang is a Senior Design Verification Engineer based in Hsinchu with two decades of DV experience and over a decade focused on professional roles across ASIC, SoC and mixed-signal verification. He currently leads SERDES mixed-signal verification at NVIDIA, building and maintaining UVM testbenches, reference models and automated flows, and previously managed high-speed I/O and PMIC verification teams for companies like MegaChips, Broadcom and Richtek. He combines deep protocol-level VIP development (USB, MIPI, PCIe) with hands-on automation, coverage-driven methodologies and formal verification experience, and has a track record of standing up whole-chip UVM environments from scratch. Known for mentoring junior engineers and improving verification productivity via scripting and toolchain enhancements, he also brings system-level test and production test insights from earlier test-engineer roles. An incomplete PhD and long tenure in both customer-facing VIP projects and internal tapeout delivery give him a rare blend of academic rigor and practical, delivery-focused expertise.
code11 years of coding experience
job18 years of employment as a software developer
bookDoctor of Philosophy (Ph.D.), Electrical and Electronics Engineering, Incomplete, Doctor of Philosophy (Ph.D.), Electrical and Electronics Engineering, Incomplete at National Central University
bookMaster's Degree, Electrical and Electronics Engineering, Master's Degree, Electrical and Electronics Engineering at National Chung Hsing University
languagesEnglish, Chinese, Mandarin
github-logo-circle

Github Skills (2)

llvm-ir10
llvm8

Programming languages (1)

C++

Github contributions (5)

github-logo-circle
harvard-acc/LLVM-Tracer

Apr 2015 - Jan 2018

An LLVM pass to profile dynamic LLVM IR instructions and runtime values
Contributions:45 commits, 5 PRs, 27 comments in 2 years 9 months
llvmllvm-irinstructionsruntimellvm-pass
rgly/ALADDIN

May 2015 - Nov 2015

Contributions:31 pushes, 2 comments in 5 months
rtlmodel-performanceperformanceacceleratorsrtl-power
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.
Request Free Trial
Chia-wei Chang - Senior Design Verification Engineer