Chin Ang is a senior engineering leader with nine years of recent experience and a deep hands-on background in FPGA and SoC platforms, currently leading engineering efforts at Lattice Semiconductor from Penang, Malaysia. He has a strong track record building and managing ~20-person teams focused on soft-IP, system integration tooling, embedded processor verification, RTOS/firmware, and FPGA debug infrastructure. Chin’s career at Altera and Intel includes shipping multiple Nios V soft-CPU variants, prototyping on-chip debug subsystems, and driving Platform Designer enhancements such as AXI modelling and board-aware flows. Equally comfortable in firmware, Linux/Yocto integration, and RTL/IP work, he combines low-level technical craftsmanship with stakeholder-aligned roadmap delivery. Notably, his profile reflects a rare blend of product-facing management and continuing hands-on FPGA debug/design entry expertise, evidenced by active GitHub ties to FPGA design entry and debug.
9 years of coding experience
18 years of employment as a software developer
Bachelor of Engineering (B.Eng.), Mechatronics, Robotics, and Automation Engineering, Bachelor of Engineering (B.Eng.), Mechatronics, Robotics, and Automation Engineering at Universiti Teknologi Malaysia
O Level, Science, O Level, Science at S.M.J.K. Jit Sin
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.
Request Free Trial
Chin Ang - Senior Manager at Lattice Semiconductor