Summary
Ciro Ceissler is a Senior Digital Verification Engineer with 12 years of experience applying pre-silicon verification and software techniques to boost productivity, performance and maintainability in semiconductor projects. Currently at NXP in Munich after senior roles at Renesas and Dialog, he combines deep SystemVerilog/UVM expertise with model-based, formal and DPI-driven verification approaches honed on automotive safety-critical sensors, PMICs and high-speed ASICs. He has a strong research background (Master’s in Computer Science) and prior FPGA/automation work at Microsoft building frameworks that connect SystemVerilog and Python, reflecting his focus on developer-friendly verification infrastructure. Comfortable across low-level embedded firmware to top-level SoC verification, he also brings hands-on automation and tooling experience (Python, scripting, coverage analysis, formal flows) that shortens tape-out cycles. Notably, his career blends industrial delivery with academic research, enabling pragmatic adoption of advanced methods like formal verification and model-based testing in production flows.
11 years of coding experience
16 years of employment as a software developer
Graduate Computer Engineer, Graduate Computer Engineer at Universidade Federal de Pernambuco
Master’s Degree Computer Science, Master’s Degree Computer Science at Universidade Estadual de Campinas
English