Summary
Cody Cziesler is a seasoned digital IC design and verification engineer with 12 years of experience building SoCs, processor architectures, and low-power DSP solutions across consumer imaging and human-interface products. Currently an SMTS at AMD, he has a strong track record designing power delivery and DDR PHY ASICs and previously architected a low-power pipelined vector processor for on-sensor DNN inference at Sony that cut inference time and power dramatically. Cody combines hands-on RTL design, constrained-random verification, and automation—having built simulation/regression tooling and firmware debuggers that bridge RTL and software. He excels at cross-disciplinary collaboration with analog, firmware, and algorithm teams to turn algorithmic needs into efficient silicon, and often uncovers system-level wins by profiling firmware and reshaping hardware resources. Based in Fairport, NY, he brings practical system thinking to performance- and power-constrained designs, with a knack for integrating diverse IP and accelerating development through scripting and automation.
12 years of coding experience
13 years of employment as a software developer
BS/MS, Computer Engineering, BS/MS, Computer Engineering at Rochester Institute of Technology
Advanced Regents Diploma, Advanced Regents Diploma at Chittenango High School
English, French