Daniel Lustig

Distinguished Research Scientist at NVIDIA

Boston, Massachusetts, United States
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts

Summary

🤩
Rockstar
🎓
Top School
Daniel Lustig is a Distinguished Research Scientist at NVIDIA with 11 years of experience specializing in computer architecture and virtual memory systems. He holds a Ph.D. from Princeton and has deep expertise in ISA simulation and MMU behavior, evidenced by substantive contributions to the widely used RISC-V Spike simulator—implementing Svnapot translations, Priv virtual memory updates, and Svinval support. Based in Boston, he blends rigorous academic training with production-driven research to close the gap between architectural ideas and practical simulator implementations. Colleagues rely on him for subtle correctness fixes in low-level memory and encoding logic that materially improve simulator fidelity for emerging RISC-V features.
code12 years of coding experience
bookBachelor’s Degree, Electrical Engineering, Mathematics, Bachelor’s Degree, Electrical Engineering, Mathematics at University of Pennsylvania
bookDoctor of Philosophy (Ph.D.), Computer Architecture, Doctor of Philosophy (Ph.D.), Computer Architecture at Princeton University
github-logo-circle

Github Skills (11)

memory-management10
risc-v10
cpu-architecture10
c-language10
microarchitecture10
cprogramming-language10
computer-architecture10
instruction-set10
assembly8
assembler8
github4

Programming languages (9)

C++CCoqLLVMSailTeXAlloyAssembly

Github contributions (5)

github-logo-circle
Spike, a RISC-V ISA Simulator
Role in this project:
userBackend Developer
Contributions:1 review, 7 commits, 6 PRs in 8 months
Contributions summary:Daniel contributed to the RISC-V ISA simulator by modifying the Memory Management Unit (MMU) code. Their changes addressed issues related to NAPOT and Svnapot translations, including renaming Zsn to Svnapot and updating the PTE N bit. The user also implemented Priv virtual memory updates and added support for Svinval instructions, further enhancing the simulator's functionality. These updates involved modifying core files like `mmu.cc` and `encoding.h` related to memory access and instruction encoding.
risc-v
Contributions:15 pushes, 1 branch in 7 years 2 months
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.
Request Free Trial