Summary
Divyesh Parmar is a CPU cores senior silicon design engineer with 8 years of experience specializing in physical design and computer architecture, currently driving core design at AMD. He has end-to-end RTL-to-GDS expertise across memories and ALU units, practical tape-out experience on 7nm/22nm/32nm nodes, and strong backend skills in synthesis, timing, and constraint development. Equally comfortable on the front end, he’s designed pipelined architectures for image processing and CPU subsystems and is fluent with industry tools like Cadence, Synopsys, Mentor, and ModelSim. His academic research at Arizona State led a team studying alternate interconnect materials for sub-5nm nodes, reflecting a blend of hands-on implementation and forward-looking materials-level insight. He also experiments with system design patterns and cloud-native tooling in personal projects, bridging silicon design rigor with software-oriented automation.
8 years of coding experience
2 years of employment as a software developer
Diploma Electronics and Communications Engineering, Diploma Electronics and Communications Engineering at Sardar Vallabhbhai Patel Polytechnic
Master of Science Computer Engineering, Master of Science Computer Engineering at Arizona State University
Bachelor’s Degree Electronics and Telecommunication, Bachelor’s Degree Electronics and Telecommunication at Dwarkadas J. Sanghvi College of Engineering