Dmitry Sidorov

Compiler Engineer at AMD

Munich, Bavaria, Germany
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts

Summary

🤩
Rockstar
🎓
Top School
Dmitry Sidorov is a compiler engineer with 10 years of experience specializing in heterogeneous and high-performance computing, currently working on ROCm compiler development at AMD from Munich. He has deep expertise in SPIR-V/LLVM translation and SYCL offload stacks from his tenure at Intel, where he contributed MXFP types, cooperative matrix support, debug-info representation, and numerous SPIR-V extensions. An active contributor to Khronos projects, Dmitry implemented FPGA-specific loop attributes, blocking pipe instructions, and enriched SPIR-V headers with Intel extensions—work that bridges compiler back-ends and hardware-aware optimizations. His background in plasma physics and early research tools shows an unusual blend of experimental science and low-level systems programming, informing pragmatic, performance-conscious compiler design.
code10 years of coding experience
job7 years of employment as a software developer
bookMaster's degree Plasma and High-Temperature Physics, Master's degree Plasma and High-Temperature Physics at Nizhny Novgorod State University
github-logo-circle

Github Skills (11)

spirv10
c-language10
cprogramming-language10
llvm-ir10
headers10
fpga9
api8
sycl8
opencl8
apidoc8
computer-engineering8

Programming languages (5)

C++LLVMHTMLLogosMLIR

Github contributions (5)

github-logo-circle
A tool and a library for bi-directional translation between SPIR-V and LLVM IR
Role in this project:
userBack-end Developer
Contributions:1839 reviews, 230 commits, 1476 PRs in 3 years 8 months
Contributions summary:Dmitry's contributions primarily focused on enhancing the SPIR-V to LLVM IR translator, specifically adding support for FPGA-related features and instructions. They implemented support for FPGA loop attributes/pragmas, including loop control and memory access features. Furthermore, the user added new SPIR-V blocking pipe instructions and improved the translation of OpenCL and SYCL instructions. The user also made code improvements related to function parameter attributes and annotations.
llvm-irtranslationbi-directionalspir-vllvm
KhronosGroup/SPIRV-Headers

Apr 2020 - Nov 2022

SPIRV-Headers
Role in this project:
userBack-end Developer
Contributions:24 reviews, 27 commits, 13 PRs in 2 years 7 months
Contributions summary:Dmitry primarily contributes to the SPIRV-Headers repository by integrating and updating header files related to SPIR-V extensions, specifically those from Intel. Their work focuses on incorporating new features and definitions for various extensions, including floating-point controls, arbitrary precision floating-point and fixed-point operations, FPGA loop controls, FPGA invocation pipelining attributes, FPGA DSP control and runtime alignment attributes. These changes involve modifications to enums, definitions and capabilities within the SPIR-V specification.
kebab-casegrammarheadersspirvabstract-syntax-tree
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.
Request Free Trial
Dmitry Sidorov - Compiler Engineer at AMD