Summary
Eddy Lin is an ASIC interface and storage architect with 7 years of hands-on experience designing and validating multi-million gate NVMe/PCIe systems, currently driving storage interface architecture at Google. He led one of the first PCIe Gen4 NVMe subsystem releases, established an in-house PCIe compliance program, and has deep expertise in Gen3/4 electrical transceiver tuning, CTLE/DFE equalization, and PHY validation. Eddy blends frontend RTL design with backend synthesis, STA, DFT and FPGA emulation to deliver production-ready silicon and overseen complex bring-ups and interoperability across hosts and devices. Known for pragmatic debugging and measurement skills, he routinely uses high-speed scopes, BERT, VNAs, and protocol exercisers to resolve corner-case failures. A Duke ’22 alum and Richmond, BC–based engineer, he pairs rigorous protocol knowledge with cross-functional leadership to move designs from spec to certified product.
7 years of coding experience
11 years of employment as a software developer
Bachelor of Applied Science (BASc), Electrical and Electronics Engineering, Bachelor of Applied Science (BASc), Electrical and Electronics Engineering at The University of British Columbia
Master of Applied Science, Electrical and Electronics Engineering, Master of Applied Science, Electrical and Electronics Engineering at Simon Fraser University