Summary
Fang Li is a Design Verification Engineer with nine years of hands-on experience in mixed-signal and high-speed IO validation, currently contributing to NVIDIA’s verification efforts. He has deep expertise in GPU IO subsystems, NVLINK, PCIe, USB, SerDes, and PLL characterization, built on earlier roles validating Ethernet PHYs and ADC/DACs at Marvell. Fang holds two master’s degrees in electrical engineering with specializations in ASIC and analog/mixed-signal design, bringing both system-level validation insight and circuit-level measurement experience. Based in Beijing with a global career footprint, he blends rigorous test methodology with practical lab characterization skills to close the loop between silicon behavior and system requirements. A pragmatic problem-solver, Fang is known for bridging analog measurement challenges and digital verification flows to accelerate time-to-silicon.
9 years of coding experience
10 years of employment as a software developer
M.S Electrical Engineering, ASIC Design, M.S Electrical Engineering, ASIC Design at Auburn University
San José State University
B.S, Electronics and Information Engineering, B.S, Electronics and Information Engineering at Dalian University of Technology