Summary
Farid Anjidani is a Senior R&D Engineer with 8 years of experience bridging hardware and software, specializing in C/C++, Python, and Verilog for embedded systems and real-time applications. He holds an MS in Computer Hardware Engineering and has driven firmware and algorithmic development—from converting Python test frameworks to performant C implementations to designing lightweight logging and NFC data-transfer solutions. His research background includes efficient CNNs for ultrasound image enhancement and implementation of SSIM-based video quality modules using Catapult HLS and Verilog, reflecting strong hands-on RTL and algorithm integration skills. Based in Greater Vancouver, he combines academic rigor with industry impact at companies like Xtrava Health, NETINT, Ansys, and Synopsys, and is particularly drawn to projects that sit at the intersection of neural networks and resource-constrained hardware.
8 years of coding experience
5 years of employment as a software developer
Master of Science - MS, Computer Hardware Engineering, Master of Science - MS, Computer Hardware Engineering at University of Victoria
Electrical Engineering (Computer Architecture and Digital Systems), Electrical Engineering (Computer Architecture and Digital Systems) at University of Tehran
National Organization for Development of Exceptional Talents (Sampad)
English, Persian