Summary
Fatemeh Javaheri is a Principal ASIC Digital Design Engineer with over 15 years of experience building and verifying FPGA and SoC designs, now driving advanced RTL work at Synopsys after a multi-year tenure at Intel. She combines deep academic rigor (PhD-level research in correct-by-construction circuit synthesis) with hands-on delivery of production features such as Quartus partial reconfiguration, security, and performance modeling. Known for creating high-performance, resource-efficient RTL and for leading formal, assertion-based, and UVM verification efforts, she also architected fast NoC bandwidth modeling and synthesis engine optimizations. Fatemeh has led cross-functional teams, developed large automated test suites and verification infrastructures, and translated complex specs into deployable flows and customer-facing documentation. She brings a rare mix of research-driven tools (e.g., SyntHorus2) and practical engineering impact—specializing in making brittle FPGA flows robust, measurable, and secure. Based in Vaughan, Ontario, she thrives on continuous learning and solving subtle design and verification challenges end-to-end.
8 years of coding experience
11 years of employment as a software developer
Master of Engineering (M.Eng.), Computer Engineering, Master of Engineering (M.Eng.), Computer Engineering at University of Tehran
Kooshesh High School
Doctor of Philosophy (PhD), Electrical and Electronics Engineering, Doctor of Philosophy (PhD), Electrical and Electronics Engineering at Institut national polytechnique de Grenoble
English, French