Fatemeh Javaheri

ASIC Digital Design, Principal Engineer at Synopsys Inc

Vaughan, Ontario, Canada
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts

Summary

👤
Senior
🎓
Top School
Fatemeh Javaheri is a Principal ASIC Digital Design Engineer with over 15 years of experience building and verifying FPGA and SoC designs, now driving advanced RTL work at Synopsys after a multi-year tenure at Intel. She combines deep academic rigor (PhD-level research in correct-by-construction circuit synthesis) with hands-on delivery of production features such as Quartus partial reconfiguration, security, and performance modeling. Known for creating high-performance, resource-efficient RTL and for leading formal, assertion-based, and UVM verification efforts, she also architected fast NoC bandwidth modeling and synthesis engine optimizations. Fatemeh has led cross-functional teams, developed large automated test suites and verification infrastructures, and translated complex specs into deployable flows and customer-facing documentation. She brings a rare mix of research-driven tools (e.g., SyntHorus2) and practical engineering impact—specializing in making brittle FPGA flows robust, measurable, and secure. Based in Vaughan, Ontario, she thrives on continuous learning and solving subtle design and verification challenges end-to-end.
code8 years of coding experience
job11 years of employment as a software developer
bookMaster of Engineering (M.Eng.), Computer Engineering, Master of Engineering (M.Eng.), Computer Engineering at University of Tehran
bookKooshesh High School
bookDoctor of Philosophy (PhD), Electrical and Electronics Engineering, Doctor of Philosophy (PhD), Electrical and Electronics Engineering at Institut national polytechnique de Grenoble
languagesEnglish, French

Programming languages (1)

SystemVerilog

Github contributions (1)

github-logo-circle
intel/fpga-partial-reconfig

May 2018 - Aug 2018

Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow
Contributions:1 release, 32 commits, 9 pushes in 3 months
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.
Request Free Trial
Fatemeh Javaheri - ASIC Digital Design, Principal Engineer at Synopsys Inc