Summary
Florent Rotenberg is an embedded systems and digital IC engineering specialist with nine years' experience in architecture, specification, design and verification for ASIC, FPGA and SoC projects. He combines technical project leadership—planning, risk management and reporting—with deep hands-on expertise in SystemVerilog/UVM verification, low-power UPF/CPF flows, and a wide EDA toolset (Cadence, Synopsys, Mentor). His background spans MCU/CPU/DSP cores, memory and communication IP, mixed-signal SoC integration, and FPGA Zynq/UltraScale+ designs, alongside firmware and driver development in C/C++ for ARM Cortex targets. Comfortable with scripting and version control (Python, Bash, Perl, Tcl, Git/SVN), he bridges system-level architecture and practical verification delivery to accelerate time-to-silicon. Notably, he leverages community project platforms like Tuleap, Wrike and GitLab to streamline collaboration and traceability across multi-discipline teams.
9 years of coding experience
English, French