ASIC Design Engineer at TetraMem - Accelerate The World
San Francisco Bay Area United States
Join Prog.AI to see contacts
Join Prog.AI to see contacts
Summary
🤩
Rockstar
🎓
Top School
Grant Miner is a Senior SoC Design Engineer with 12 years of hands-on experience building mixed-signal ASICs and SoC features, now leading SoC design at TetraMem. He progressed from IC design intern to senior engineer by owning tapeout-ready interfaces, creating high-fidelity digital models of analog circuits, and automating waveform generation that saved hundreds of testbench hours. His background spans satellite communications, phased-array research, and vacuum-rated propulsion instrumentation—bringing uncommon cross-domain expertise in RF, firmware, and hardware systems. He teaches and mentors in computer architecture and communications, translating classroom concepts into production-ready silicon. Grant combines practical chip design rigor with system-level thinking, often surfacing firmware and tooling improvements that accelerate hardware bring-up. Based in the United States, he pairs an ECE degree from Olin with international coursework in political science, reflecting a broader curiosity about technology and policy.
12 years of coding experience
2 years of employment as a software developer
Bachelor of Science - BS, Electrical and Computer Engineering, Bachelor of Science - BS, Electrical and Computer Engineering at Franklin W. Olin College of Engineering
Visiting Student, Political Science, Visiting Student, Political Science at University of Amsterdam
Contributions:1 PR, 14 pushes, 1 branch in 6 years 10 months
rethinkdbexpressnodejsbruteexpress-brute
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.