Summary
Han Zhang is a Design Verification Engineer with 8 years of experience, currently at Apple in Los Angeles, bringing deep expertise in CPU architecture, AXI/PCIe interfaces, complex state machines and synthesizable RTL. He combines strong academic credentials (M.S. EEE, USC, 3.96 GPA) with hands-on verification internships at Arm and Tsinghuaic, where he developed MBIST flows, Tcl automation and memory erase-mode checkers. Fluent in SystemVerilog/UVM, C/C++, Python and familiar with industry EDA and debug tools (VCS, Verdi, JasperGold, ModelSim, Questasim, Vivado), he bridges hardware design and software verification effectively. Han also mentors and grades at USC, reflecting an aptitude for teaching and tooling improvements (grading scripts and student support) that complements his engineering impact.
7 years of coding experience
1 year of employment as a software developer
Master's degree, Electrical and Electronics Engineering, 3.96/4.0, Master's degree, Electrical and Electronics Engineering, 3.96/4.0 at University of Southern California
Bachelor's degree, Automation, 3.48/4.0, Bachelor's degree, Automation, 3.48/4.0 at Beijing University of Technology