Hanchen Ye

ML HW SW Co-Design Engineer at ElastixAI

Seattle, Washington, United States
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts

Summary

🤩
Rockstar
🎓
Top School
Hanchen Ye is an ML/HW/SW co-design engineer with a decade of experience bridging architecture, compilers, EDA and digital design, currently working in Seattle after PhD studies at UIUC. He has focused on compiler-level hardware IRs, contributing backend passes to the prominent LLVM/CIRCT FIRRTL toolchain—implementing optimizations and lowering handshake operations to RTL primitives. His industry experience spans research and internships at Apple, Intel, SiFive, Xilinx and a residency at X (Moonshot Factory), reflecting a blend of production and exploratory projects. Hanchen’s work emphasizes tightening the loop between high-level ML models and efficient hardware implementations, and he brings deep academic training in microelectronics from Fudan and UIUC to practical co-design challenges.
code10 years of coding experience
bookMaster of Engineering - MEng Integrated Circuit Engineering, Master of Engineering - MEng Integrated Circuit Engineering at Fudan University
bookDoctor of Philosophy - PhD Electrical and Computer Engineering, Doctor of Philosophy - PhD Electrical and Computer Engineering at University of Illinois Urbana-Champaign
bookExchange Program Electrical and Computer Engineering, Exchange Program Electrical and Computer Engineering at National University of Singapore
github-logo-circle

Github Skills (4)

compiler-design10
firrtl10
llvm10
verilog5

Programming languages (4)

C++HTMLMLIRPython

Github contributions (5)

github-logo-circle
llvm/circt

Jul 2020 - Feb 2022

Circuit IR Compilers and Tools
Role in this project:
userBack-end Developer
Contributions:94 reviews, 62 commits, 79 PRs in 1 year 7 months
Contributions summary:Hanchen primarily focused on contributing to the FIRRTL (Flexible Intermediate Representation for RTL) compiler within the LLVM project. They implemented features, such as a pass for removing single-input merge operations and adding static logic dialect, and lowered handshake operations to FIRRTL primitives. The user also demonstrated work in refining the code base using Handshake visitor. Furthermore, the user addressed critical aspects of the compiler including the handling of load and store operations.
compilersbazelmlircircuitunikernel
hanchenye/circt

Jun 2020 - Apr 2022

Circuit IR Compilers and Tools
Contributions:238 pushes, 86 branches in 1 year 9 months
compilercompilerscircuitweechat
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.
Request Free Trial
Hanchen Ye - ML HW SW Co-Design Engineer at ElastixAI