Summary
Ian Chuang is a compute architect with 9 years of experience specializing in performance architecture for AI/ML accelerators and high-performance CPUs. He currently leads a performance architecture team at SiFive, driving cycle-accurate modeling, microarchitecture exploration, and performance targets across vector and matrix engines for Gen-2 and Gen-5 portfolios. His background spans SoC-level design and RTL sign-off at Qualcomm and MediaTek, where he integrated Arm clusters, developed DVFS co-processors, and established IP interconnect and QA flows. Ian combines hands-on RTL and ESL performance simulation expertise with product-focused architecture decisions that bridge silicon, firmware, and software teams. Based in Taiwan, he is notable for correlating high-fidelity models to RTL to ensure architectural accuracy across OoO cores up to 1024-bit vector lengths. Colleagues describe him as a pragmatic technical leader who turns complex microarchitectural trade-offs into measurable system gains.
9 years of coding experience
9 years of employment as a software developer
Master of Science (M.S.), Electrical Engineering, Master of Science (M.S.), Electrical Engineering at National Taiwan University of Science and Technology
Chinese, English