Summary
Ivan Vignolles is a Digital Design Division Manager and engineer with 10 years' experience designing RTL, DSP/FEC blocks, and system-level software using Verilog, C and Python. He combines hands-on RTL and FPGA implementation experience from research projects and Marvell with current leadership at Stratum Labs, bridging low-level hardware design, compilers, OS development and HPC workflows. His background includes applied research in coherent optical communications and published FPGA convolution work, reflecting a strong mix of theory and practical verification. Based in Argentina and nearly finished with a computer engineering degree from UNC, he brings a pragmatic, research-informed approach to building high-performance digital systems and tooling.
9 years of coding experience
2 years of employment as a software developer
Ingeniero, Computacion, Ingeniero, Computacion at Universidad Nacional de C贸rdoba
English, German, Spanish