Jayant Bhardwaj is a Senior Principal Engineer and system architect with over a decade of experience designing high-performance carrier-grade networking systems, currently shaping MPLS/IP feature and data-plane architectures at Ciena. He specializes in requirements definition, control- and data-plane design for IP/MPLS/GMPLS systems, with hands-on development on Broadcom ARAD and Petra network processors and a strong focus on HA/OpenSAF-compliant chassis architectures. His work spans VPWS/VPLS/MPLS-OAM, RSVP-TE/OSPF-TE control-plane stacks and QoS, and he has deep protocol-level experience from radio access (GSM/GPRS/EDGE RLC-MAC) through core-network interfaces. Jayant combines system-level leadership with delivery discipline, consistently hitting quality and timeline targets while guiding cross-functional teams. A subtle differentiator is his blend of wireless protocol roots and modern packet-switching expertise, enabling pragmatic designs that bridge radio and wireline domains. Based in Delhi, he brings both technical depth and proven execution on complex telecom platforms.
Contributions:32 pushes, 1 branch in 1 year 8 months
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.
Request Free Trial
Jayant Bhardwaj - Senior Principal Engineer at Aricent