Jean-philippe Legault

Senior Software Developer at Ford Motor Company

La Honda, California, United States
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts

Summary

🤩
Rockstar
🎓
Top School
Jean-philippe Legault is a Senior Software Developer with 10 years of experience building low-level and embedded systems, currently contributing at Ford after senior roles at Rivian. He holds an MS in Computer Science and combines academic depth in language runtimes and FPGA development with hands-on experience in Linux kernel drivers and embedded hypervisors for RTOS. Comfortable across commercial and open-source workflows, he has contributed substantive backend improvements to the widely used Verilog-to-Routing (VTR) FPGA CAD flow, optimizing arithmetic and synthesis code paths. Known for lateral thinking, he visualizes complex problems and translates them into clear designs while mentoring others—skills honed both as a university instructor and a senior engineer. Based in La Honda, CA, he brings a practical blend of research-grade expertise and production-focused delivery.
code10 years of coding experience
job8 years of employment as a software developer
bookMaster of Science - MS Computer Science, Master of Science - MS Computer Science at University of New Brunswick
bookdiplome d'études collégiales General Studies, diplome d'études collégiales General Studies at Cégep Édouard-Montpetit
languagesFrench, English
github-logo-circle

Github Skills (5)

synthesis10
verilog10
synthesize10
synth10
logic10

Programming languages (10)

C++ShellCSSCTeXMakefileJavaScriptHaskell

Github contributions (5)

github-logo-circle
Verilog to Routing -- Open Source CAD Flow for FPGA Research
Role in this project:
userBack-end Developer
Contributions:2 reviews, 756 commits, 472 PRs in 3 years 6 months
Contributions summary:Jean-philippe made several contributions to the Verilog to Routing (VTR) project, focusing on implementing and enhancing the arithmetic capabilities within the system. Their work involved adding and integrating new calculation functions, including optimizations like the handling of signed integers and the use of shift operations for multiplication. These changes were applied to multiple files within the ODIN_II directory, indicating a focus on improving the code related to the core functions of the synthesization process.
vtrcadedaplacementsynthesis
jeanlego/CV

Oct 2020 - May 2022

Contributions:10 commits, 26 PRs, 85 pushes in 1 year 7 months
ats
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.
Request Free Trial
Jean-philippe Legault - Senior Software Developer at Ford Motor Company