Summary
Jeffrin Thottan is a seasoned Design Verification Engineer with 15 years of VLSI and verification experience, currently driving verification efforts at Wipro Limited. He specializes in UVM and SystemVerilog for functional verification, coverage-driven testing, testbench enhancement, and regression cleanup across protocols including PCIe, USB, AHB, AXI-Stream and emerging UCIE work. Known for strong GLS and X-prop debugging skills, he translates complex silicon requirements into robust testcases and measurable coverage closure. A Bachelor of Technology in Electrical and Electronics Engineering from Model Engineering College, Thrikkakkara, he blends academic grounding with hands-on delivery in large-scale verification projects. Based in Kerala, India, Jeffrin pairs pragmatic engineering with ongoing curiosity about chiplet interconnects and verification automation.
15 years of coding experience
Bachelor of Technology, Electrical and Electronics Engineering, Bachelor of Technology, Electrical and Electronics Engineering at Model Engineering College,Thrikkakkara