Summary
Jiabin Wu is a chip design and verification student based in Shanghai with four years of hands-on experience in the semiconductor domain. He blends practical engineering skills with a strong learning mindset, focusing on translating circuit-level requirements into verifiable designs. Though early in his career, he has built domain expertise that bridges RTL design, verification methodologies, and tooling commonly used in chip development. Jiabin’s GitHub presence signals a specialization in hardware-focused projects, suggesting comfort with both code and hardware description languages. He is poised to contribute effectively to ASIC/FPGA teams and grow into roles that require rigorous verification and cross-disciplinary collaboration.
4 years of coding experience