Jiawei Yan

Staff Scientist (tenure Track) at DESY

Hamburg, Germany
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts

Summary

🤩
Rockstar
🎓
Top School
Jiawei Yan is a staff scientist and attosecond XFEL specialist based in Hamburg with seven years of experience bridging accelerator physics and AI-for-science. After a PhD developing novel x-ray free-electron laser operations in Shanghai and a physicist role at European XFEL, he now leads high-power attosecond XFEL research at DESY on a tenure-track appointment. He combines deep experimental expertise with software and backend development skills, contributing to the GCC RISC-V backend—evidence of his ability to tackle low-level performance and architecture challenges. Jiawei’s work sits at the intersection of cutting-edge photon science and computational methods, and he actively communicates his research through jwyan.com. Notably, his profile reflects both hands-on instrumentation experience and contributions to open-source toolchains that optimize emerging instruction-set extensions.
code8 years of coding experience
bookDoctor of Philosophy - PhD, Doctor of Philosophy - PhD at University of Chinese Academy of Sciences
bookBachelor's degree, Bachelor's degree at University of South China
github-logo-circle

Github Skills (10)

c1710
risc-v10
gcc-compiler10
c1110
assembler9
assembly9
compiler-optimization9
test-suite8
embedded8
sys8

Programming languages (13)

MDXC++CSSCMakefileTeXHTMLTypeScript

Github contributions (5)

github-logo-circle
gcc-mirror/gcc

May 2022 - May 2022

Role in this project:
userBackend Developer
Contributions:1 comment in 1 day
Contributions summary:Jiawei primarily contributes to the RISC-V architecture support within the GCC compiler. Their work includes modifying compiler configurations, adding new options, and fixing testsuite issues related to the RISC-V architecture. A significant portion of their commits involves supporting and optimizing for RISC-V instruction set extensions like Z*inx and ZC* extensions. They also made changes to address issues with code generation and register allocation, ensuring correct code generation for RISC-V targets.
ruyisdk/riscv-gcc

Jun 2023 - Jun 2026

multi version gcc support for RUYISDK
Contributions:2 reviews, 5 PRs, 37 pushes in 3 years
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.
Request Free Trial