Summary
Jielun Tan is a GPU AI compute architect with nine years of hands-on experience optimizing hardware and firmware for high-performance compute across industry leaders in Mountain View. He has driven AI and CPU performance work at Cerebras, Qualcomm, and now AMD, blending deep system-level modeling with FPGA and cache design expertise developed during internships and graduate research at the University of Michigan. Jielun’s background spans RTL design, cache architecture, and performance modeling, with practical experience refining accelerator interfaces and verification flows using Chisel and Diplomacy concepts. Known for translating academic rigor into production-grade performance wins, he brings a pragmatic focus on measurable throughput and latency improvements across AI accelerators and CPUs. An engineer who moves smoothly between silicon, firmware, and system benchmarks, he pairs low-level hardware insight with an eye for real-world deployment constraints.
9 years of coding experience
7 years of employment as a software developer
Master of Science - MS Computer Engineering, Master of Science - MS Computer Engineering at University of Michigan
Boston Latin School
English, Chinese, French, Latin, Spanish