Jonathan Fowler - Head Of Engineering at Myrtle.ai

Jonathan Fowler

Head Of Engineering at Myrtle.ai

Cambridge, England, United Kingdom

Join Prog.AI to see contacts

Summary

👤

Senior

🎓

Top School

Jonathan Fowler is Head of Engineering at Myrtle.ai with 11 years of experience designing high-performance FPGA-based systems and leading RTL teams. He combines academic rigour from a PhD in Computer Science with hands-on hardware-software co-design, having architected a multi-core neural network accelerator that outperformed a hand-optimised V100 GPU by 10x on a speech-to-text demo. A seasoned system architect and Clash/HDL developer, he has contributed low-level backend work to the Clash compiler—enhancing VHDL/Verilog/SystemVerilog generation and adding type and bitwise support. Based in Cambridge, he excels at turning theoretical models into production accelerators and building verification frameworks to ensure correctness at scale. Colleagues describe him as someone who optimises both silicon-level implementations and team delivery processes, bridging research and product impact.

11 years of coding experience

7 years of employment as a software developer

Doctor of Philosophy - PhD Computer Science, Doctor of Philosophy - PhD Computer Science at University of Nottingham

Master of Science - MS Computer Science, Master of Science - MS Computer Science at University of York

Master's degree Mathematics, Master's degree Mathematics at University of Bristol

Github Skills (9)

hdl10

verilog10

systemverilog10

haskell10

compiler-development10

vhdl10

generic-programming9

fpga9

asic8

Programming languages (2)

HaskellPython

Github contributions (5)

clash-lang/clash-compiler

Mar 2018 - Mar 2022

Haskell to VHDL/Verilog/SystemVerilog compiler

Role in this project:

Back-end Developer

Contributions:1 review, 21 commits, 10 PRs in 4 years

Contributions summary:Jonathan primarily contributed to the Clash compiler, focusing on low-level backend implementations. Their commits involved modifying the compiler's VHDL, Verilog, and SystemVerilog code generation backends. The changes include generating hashes for black box inclusions, and adding support for bitwise operations, data type definitions, and generic type-class exports for the Prelude. These modifications suggest a focus on expanding the compiler's functionality.

uvmasicvhdlsystemveriloghaskell

jonfowler/NarrowCheck

Oct 2014 - Nov 2018

Contributions:220 commits, 169 pushes in 4 years 2 months

Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.

Request Free Trial