Juan Gonzalez-Gomez

Software Engineer at URJC

Madrid, Community of Madrid, Spain
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts

Summary

🤩
Rockstar
Juan Gonzalez-Gomez is a software engineer based in Madrid with 14 years of experience blending hardware-aware development and user-facing interfaces. As an assistant professor at URJC he champions open source and educational projects, notably contributing front-end and tooling improvements to FPGA-focused ecosystems like Apio and an FPGA digital electronics tutorial repo. His work spans full-stack tooling, Verilog examples, simulation support, and CLI features, demonstrating comfort across hardware description languages and developer UX. Colleagues rely on him to bridge the gap between maker-oriented FPGA workflows and polished, accessible developer tools. He brings a practical teaching sensibility to engineering, often translating complex hardware concepts into approachable examples and documentation. Quietly, he favors improving tool discoverability and reproducible examples, which amplifies the impact of his open-source contributions.
code14 years of coding experience
github-logo-circle

Github Skills (8)

fpga10
command-line-interface10
verilog10
user-interface10
front-end-development10
cli10
command-line10
python9

Programming languages (15)

JavaC++CSSCG-codeHTMLShellVHDL

Github contributions (5)

github-logo-circle
Repositorio donde realizar las entregas del tutorial de Electrónica digital para makers con FPGAs libres
Role in this project:
userFront-end Developer
Contributions:1620 commits, 1252 PRs, 1482 pushes in 3 years 1 month
Contributions summary:The user, "Calobre," appears to be a front-end developer focused on the user interface of the project. Their commits show modifications to `.ice` files, which likely describe the project's user interface components and structure. The changes involve fixing conflicting files and modifying the layout of the display elements.
makersfpgasrepositorioconlas
FPGAwars/apio

Feb 2016 - Jan 2023

:seedling: Open source ecosystem for open FPGA boards
Role in this project:
userFull-stack Developer
Contributions:22 releases, 8 reviews, 425 commits in 7 years
Contributions summary:Juan primarily contributed to the Apio ecosystem for open FPGA boards by implementing and modifying Verilog examples and related tooling. They added a "Hello world" Verilog example, improved the search path for Icestorm tools, and introduced simulation files for the LEDs example, suggesting a focus on both hardware and software aspects of the project. The user also enhanced the command-line interface with new features like the "examples" command, indicating work on the user experience and command-line tools.
verilogpythonseedlinglatticeicestorm
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.
Request Free Trial
Juan Gonzalez-Gomez - Software Engineer at URJC