Jyun-neng Ji is a CPU design engineer with nine years of experience specializing in digital IC and video codec architectures, currently at Google after contributing to MediaTek’s video decoder IP. He has deep expertise in lowering DRAM bandwidth through architecture and cache design, improving power-performance-area tradeoffs, resolving timing issues, and automating flows such as lint and SRAM wrapper generation. His background includes hands-on FPGA and ZYNQ SoC teaching, translating to strong practical skills in hardware-software integration and mentoring. Based in Taichung, Taiwan, he holds an M.S. in VLSI design and a B.S. in electrical engineering, and is known for combining rigorous academic training with production-focused engineering that accelerates multimedia silicon development.
9 years of coding experience
2 years of employment as a software developer
Master of Science (M.S.), Electrical Engineering (VLSI Design), Master of Science (M.S.), Electrical Engineering (VLSI Design) at National Cheng Kung University
Bachelor of Science (B.S.), Electrical Engineering, GPA 3.7/4.0, Bachelor of Science (B.S.), Electrical Engineering, GPA 3.7/4.0 at National Changhua University of Education
Contributions:67 PRs, 105 pushes, 1 branch in 11 months
xilinxsystem-on-chipplacementlatticeaccelerators
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.