Summary
Krzysztof Biegański is an Engineering Manager and former senior software engineer with 9 years of experience specializing in developer tooling, compilers, and compiler-like systems. Based in Lower Silesia, Poland, he has driven key contributions to major open-source hardware toolchains including Verilator, OpenROAD, Verible and a SystemVerilog frontend for Yosys, often delivering performance and feature optimizations used by the community. At Antmicro he progressed from implementing core Verilator features to overseeing feature development, internships, and public technical presentations, combining hands-on systems work with team leadership. His background includes cloud platform reliability at Siemens Digital Logistics and practical tooling for mobile network testing at Nokia, giving him a rare blend of low-level compiler expertise and production-grade platform experience. Notably, he’s authored niche utilities like astsee and sv-bugpoint that streamline debugging and test-case minimization for SystemVerilog workflows.
9 years of coding experience
8 years of employment as a software developer
Master's degree Computer Science, Master's degree Computer Science at Wrocław University of Science and Technology
English, Polish