Summary
Maciej Kwiatkowski is a hardware engineer with 11+ years designing high-speed (25G) networking, low-latency trading, and advanced X-ray imaging systems centered on cutting-edge FPGAs and custom ASIC interfaces. He blends deep RTL expertise in VHDL/Verilog with multilayer, high-density PCB layout and signal/power integrity simulation (HFSS), and complements firmware with embedded C/C++ and automation in Python. His career spans research labs and industrial trading environments (SLAC, CERN, Optiver), delivering production FPGA-based systems with multi-gigabit optical links, fast ADC/DAC chains, and power-constrained analog front ends. Notably skilled at translating demanding physical-layer constraints into reliable digital IP cores, he also brings supervisory and verification experience against safety standards like IEC-61508. Based in Austin, TX, he combines academic rigor (MSc, PhD-level electronics training) with a pragmatic record of deploying complex electronics in both research and commercial settings.
11 years of coding experience
15 years of employment as a software developer
Warsaw University of Technology