Marco Andorno

Staff Digital Design Engineer at CERN

Geneva, Geneva, Switzerland
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts
email-iconphone-icongithub-logolinkedin-logotwitter-logostackoverflow-logofacebook-logo
Join Prog.AI to see contacts

Summary

👤
Senior
🎓
Top School
Marco Andorno is a Staff Digital Design Engineer with nine years of experience specializing in RTL design, ASIC physical implementation and fault-tolerant RISC-V SoC development. Based at CERN, he leads radiation‑hard mixed-signal ASIC projects, maintains multi-node PDKs and design flows, and provides CAD/PDK support to 50+ research institutes—bridging deep hardware implementation skills with broad toolchain stewardship. He is fluent in SystemVerilog/VHDL, synthesis, P&R and signoff flows (Genus, Innovus, Tempus, Voltus) and automates workflows with Python, Bash and TCL. Marco combines hands‑on IP integration (LEF/Liberty/analog macros) with architectural RISC‑V exploration and radiation‑hardening techniques, a rare mix of low-level physical design and system-level SoC R&D. Colleagues rely on him not only for chip delivery but also for training and building reusable flows that scale across technologies from 130nm to 28nm.
code9 years of coding experience
job4 years of employment as a software developer
bookHigh School Diploma, High School Diploma at IIS 8 Marzo
bookWinter School Complex Decision Making under Emergency Conditions, Winter School Complex Decision Making under Emergency Conditions at Alta Scuola Politecnica
bookMaster's degree Electrical and Electronics Engineering, Master's degree Electrical and Electronics Engineering at Politecnico di Torino
languagesItalian, English, French
github-logo-circle

Github Skills (32)

verilog9
fpga8
asic8
vhdl8
systemverilog8
system-on-chip7
systemc7
hardware7
build-system7
cmake7
build-automation7
verilator7
activity-monitor6
mouse5
tui4

Programming languages (8)

C++RustCMakeVerilogGoLuaPerlPython

Github contributions (5)

github-logo-circle
HEP-SoC/PeakRDL-regblock

Apr 2024 - May 2026

Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
Contributions:4 PRs, 23 pushes, 3 branches in 2 years 1 month
mksoc/ISA-filter-design

Oct 2018 - Mar 2019

Contributions:100 pushes, 8 branches, 2 issues in 5 months
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.
Request Free Trial