Summary
Marco Andorno is a Staff Digital Design Engineer with nine years of experience specializing in RTL design, ASIC physical implementation and fault-tolerant RISC-V SoC development. Based at CERN, he leads radiation‑hard mixed-signal ASIC projects, maintains multi-node PDKs and design flows, and provides CAD/PDK support to 50+ research institutes—bridging deep hardware implementation skills with broad toolchain stewardship. He is fluent in SystemVerilog/VHDL, synthesis, P&R and signoff flows (Genus, Innovus, Tempus, Voltus) and automates workflows with Python, Bash and TCL. Marco combines hands‑on IP integration (LEF/Liberty/analog macros) with architectural RISC‑V exploration and radiation‑hardening techniques, a rare mix of low-level physical design and system-level SoC R&D. Colleagues rely on him not only for chip delivery but also for training and building reusable flows that scale across technologies from 130nm to 28nm.
9 years of coding experience
4 years of employment as a software developer
High School Diploma, High School Diploma at IIS 8 Marzo
Winter School Complex Decision Making under Emergency Conditions, Winter School Complex Decision Making under Emergency Conditions at Alta Scuola Politecnica
Master's degree Electrical and Electronics Engineering, Master's degree Electrical and Electronics Engineering at Politecnico di Torino
Italian, English, French