ASIC Architect RTL Designer DSP Expert at Independent Consultant
Warsaw, Masovian Voivodeship, Poland
Join Prog.AI to see contacts
Join Prog.AI to see contacts
Summary
👤
Senior
🎓
Top School
Marek Ciepłucha is an ASIC architect and RTL designer with 12+ years of experience bridging system-level DSP algorithms and silicon implementation, currently consulting remotely from Warsaw. He holds a PhD in Electronics Engineering and has led IP/systemization and verification efforts for audio, radio front-ends, power management and high-speed link-layer IPs at companies including TDK and Cadence. Marek excels at taking hardware-oriented DSP models from algorithm to RTL with a strong emphasis on low-power design and open-source functional verification (SystemVerilog, Cocotb). His background combines hands-on RTL development, verification strategy and tech leadership, making him fluent in both architecture trade-offs and practical silicon constraints. An active GitHub presence complements his work, reflecting a pragmatic, research-informed approach to digital IC design.
10 years of coding experience
10 years of employment as a software developer
Doctor of Philosophy (Ph.D.), Electronics Engineering, Doctor of Philosophy (Ph.D.), Electronics Engineering at Warsaw University of Technology
Microelectronics Systems Design, Microelectronics Systems Design at University of Southampton
An example Python-based MDV testbench for apbi2c core
Contributions:17 commits, 2 PRs, 17 pushes in 2 years 11 months
testbenchpythonscadaopc
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.
Request Free Trial
Marek Ciepłucha - ASIC Architect RTL Designer DSP Expert at Independent Consultant