Summary
Mikhail Asiatici is a Senior Member of Technical Staff and computer architect with a Ph.D. in Computer Science and about a decade of hands-on experience in digital hardware design and computer architecture. He has transitioned from academic research at EPFL—publishing in top FPGA and architecture venues—to impactful roles at Xilinx and AMD, where he advances processor and FPGA architectures. Comfortable bridging deep research and product-grade engineering, he brings practical expertise in prototyping, low-level design, and system evaluation gained through internships at Microsoft, CERN and other labs. Based in Cambridge, he combines rigorous academic pedigree with industry delivery, and is known for turning novel FPGA/architecture ideas into tangible silicon- and system-level advances.
9 years of coding experience
4 years of employment as a software developer
High school degree Electronic and Telecommunication Engineering, High school degree Electronic and Telecommunication Engineering at ISITIP Verrès
Master's degree (semester 3/3) Nanotechnologies for ICT, Master's degree (semester 3/3) Nanotechnologies for ICT at EPFL
Master's degree (semester 2/3) Nanotechnologies for ICT, Master's degree (semester 2/3) Nanotechnologies for ICT at Grenoble INP - UGA
Master's degree (semester 1/3) Nanotechnologies for ICT, Master's degree (semester 1/3) Nanotechnologies for ICT at Politecnico di Torino
Italian, French, English