Sr. Principal Digital Design Engineer, Team Lead at Allegro MicroSystems
Prague, Czechia
Join Prog.AI to see contacts
Join Prog.AI to see contacts
Summary
👤
Senior
🎓
Top School
Miloslav Trnka is a Sr. Principal Digital Design Engineer and team lead based in Prague with ~8 years in senior roles and a long track record in mixed-signal and sensor SoC development. He architects system-level designs, leads model-based SoC and digital/mixed-signal IP development, and drives design-for-test, BIST and IP-XACT automation across FPGA, ASIC and PMIC projects. His hands-on background spans embedded C/C++, PCB design, ATE programming (TestStand, LabVIEW) and characterization, enabling him to bridge implementation, test and production smoothly. At Allegro MicroSystems he progressed from core digital design to managing and leading delivery of digital cores and smart-sensor algorithms. He pairs solution-oriented, proactive leadership with deep technical fluency—often prototyping system models in FPGA before silicon—and a PhD-level foundation in measurement from CTU Prague. Colleagues rely on him for turning complex sensor and power-management requirements into verifiable, production-ready silicon.
8 years of coding experience
20 years of employment as a software developer
Doctor of Philosophy (Ph.D.), Electrical and Electronics Engineering, specialization in Measurement, Doctor of Philosophy (Ph.D.), Electrical and Electronics Engineering, specialization in Measurement at Faculty of Electrical Engineering, Czech Technical University in Prague
A minecraft plugin for adding bank and economy system to minecraft spigot servers. Plugin has VaultAPI support and supporting YAML & MySQL
Contributions:137 commits, 2 PRs, 54 pushes in 13 days
yamlminecraftmysqleconomybukkit-plugin
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.
Request Free Trial
Miloslav Trnka - Sr. Principal Digital Design Engineer, Team Lead at Allegro MicroSystems