Naman Chauhan is an RTL Design and FPGA engineer with eight years of hands-on experience in Verilog, SystemVerilog, and testbench-driven verification, currently contributing at Elecment Design Fab. He blends practical embedded prototyping—evident from an IoT self-balancing bike project and Arduino/ESP8266 work—with formal RTL design skills to bridge hardware and firmware development. His background includes focused roles and internships across VLSI training and startups, giving him exposure to both design flows and verification methodologies. Known for clear communication and analytical rigor, he enjoys pushing code in C++ and Python while exploring fast-paced prototyping with FastAPI-based tools.
9 years of coding experience
1 year of employment as a software developer
Bachelor of Technology - BTech, Bachelor of Technology - BTech at Raj Kumar Goel Institute of Technology, Ghaziabad
Bachelor of Technology - BTech, Electronics and Communications Engineering, Bachelor of Technology - BTech, Electronics and Communications Engineering at Dr. A.P.J. Abdul Kalam Technical University
A REST-API for IMDb based on Python Flask application and scrappers
Contributions:3 releases, 114 commits, 17 PRs in 7 months
flask-applicationpythonrestrest-apiapi
Find and Hire Top DevelopersWe’ve analyzed the programming source code of over 60 million software developers on GitHub and scored them by 50,000 skills. Sign-up on Prog,AI to search for software developers.